



Diagram illustrating a 5-bit parallel adder using 5-bit 2-to-1 multiplexers. The inputs are X2-1 to X2-5 and DO_5 to DO_1. The outputs are DO_5 to DO_1. The diagram shows a chain of multiplexers where the output of one stage is the carry-in for the next stage.

The diagram shows three rows of connections for the X3 connector:

- X3-1 is connected to pin 1, which is labeled GND.
- X3-2 is connected to pin 2, which is labeled DO_7.
- X3-3 is connected to pin 3, which is labeled DO_6.









PWM_LA

__SDA




__LANGAUGE_SWITCH

__ENERGY_SWITCH

__GND



WavTrigger




GND

PWM_LANGUAGE

SCL

U\$6



U\$7

